

Appln No. 09/517541  
Amdt. Dated: November 20 2006  
Response to Office Action of September 21, 2006

3

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**Listing of Claims:**

1. (Original) In an authentication chip in which secret data is manipulated, a method of shielding manipulations of the secret data from observation, including the steps of:
  - operating non-flashing CMOS structures in the chip, in which pMOS and nMOS transistors are driven such that they do not have intermediate resistance simultaneously during a change of state of the CMOS structure, to manipulate the secret data; and
  - operating conventional CMOS inverters adjacent the non-flashing CMOS structures at the same time.
2. (Original) A method according to claim 1, including the further step of generating continuous circuit noise to drive the conventional CMOS inverters.
3. (Currently Amended) A method according to claim 2, including the further step of generating continuous circuit noise to a tamper detection line and driving the conventional CMOS structures-inverters from the tamper detection line.
4. (Original) A method according to claim 1, including the further step of driving the conventional CMOS multiple times faster than the non-flashing CMOS.
5. (Previously Presented) An authentication chip, comprising:
  - non-flashing CMOS structures, in which pMOS and nMOS transistors are driven such that they do not have intermediate resistance simultaneously during a change of state of the CMOS structure, to manipulate the secret data; and
  - conventional CMOS inverters adjacent the non-flashing CMOS structures, to change state at the same time the non-flashing CMOS structures manipulate secret data.
6. (Original) An authentication chip according to claim 5, further including a noise generator connected to the conventional CMOS inverters to drive them with continuous circuit noise signals.

Appn No. 09/517541  
Amdt. Dated: November 20 2006  
Response to Office Action of September 21, 2006

4

7. (Original) An authentication chip according to claim 6, further including a tamper detection line connected between the noise generator and the conventional CMOS structures.
8. (Original) An authentication chip according to claim 5, where the conventional CMOS is driven multiple times faster than the non-flashing CMOS.
9. (Previously Presented) A method according to claim 1, wherein the step of operating the non-flashing CMOS structures includes driving the pMOS transistors under a first clock signal and driving the pMOS transistors under a second clock signal, the first and second clock signals being non-synchronized.
10. (Previously Presented) An authentication chip according to claim 5, wherein the pMOS transistors are arranged to be driven under a first clock signal and the pMOS transistors are arranged to be driven under a second clock signal, the first and second clock signals being non-synchronized.